High mobility, n-type transparent thin-film transistors ͑TTFTs͒ with a zinc indium oxide ͑ZIO͒ channel layer are reported. Such devices are highly transparent with ϳ85% optical transmission in the visible portion of the electromagnetic spectrum. ZIO TTFTs annealed at 600°C operate in depletion-mode with threshold voltages −20 to −10 V and turn-on voltages ϳ3 V less than the threshold voltage. These devices have excellent drain current saturation, peak incremental channel mobilities of 45-55 cm 2 V −1 s −1 , drain current on-to-off ratios of ϳ10 6 , and inverse subthreshold slopes of ϳ0.8 V / decade. In contrast, ZIO TTFTs annealed at 300°C typically operate in enhancement-mode with threshold voltages of 0 -10 V and turn-on voltages 1 -2 V less than the threshold voltage. These 300°C devices exhibit excellent drain-current saturation, peak incremental channel mobilities of 10-30 cm 2 V −1 s −1 , drain current on-to-off ratios of ϳ10 6 , and inverse subthreshold slopes of ϳ0.3 V / decade. ZIO TTFTs with the channel layer deposited near room temperature are also demonstrated. X-ray diffraction analysis indicates the channel layers of ZIO TTFTs to be amorphous for annealing temperatures up to 500°C and polycrystalline at 600°C. Low temperature processed ZIO is an example of a class of high performance TTFT channel materials involving amorphous oxides composed of heavy-metal cations with ͑n −1͒d 10 ns 0 ͑n ജ 4͒ electronic configurations.
I. INTRODUCTION
Amorphous zinc indium oxide ͑ZIO͒ is emerging as a commercially viable transparent conducting oxide because of its excellent optical transmission, high electrical conductivity, chemical stability, thermal stability, film smoothness, and low compressive stress. [1] [2] [3] [4] [5] [6] The purpose of the work reported herein is to demonstrate the utility of ZIO as a channel material for transparent thin-film transistor ͑TTFT͒ applications.
Most TTFTs reported to date have employed polycrystalline ZnO as a channel material. [7] [8] [9] [10] [11] [12] [13] [14] [15] Recently, materials such as a single crystal InGaO 3 ͑ZnO͒ 5 superlattice, 16 polycrystalline SnO 2 , 17 and amorphous zinc tin oxide 18 have emerged as alternative TTFT channel layer options. Zinc tin oxide and ZIO constitute two members of a class of TTFT channel materials involving amorphous oxides composed of heavy-metal cations with ͑n −1͒d 10 ns 0 ͑n ജ 4͒ electronic configurations. [18] [19] [20] [21] 
II. EXPERIMENTAL TECHNIQUE
ZIO TTFTs are prepared on Nippon Electric Company glass substrates ͑NEG OA2͒ coated with a 200 nm sputtered indium tin oxide ͑ITO͒ gate electrode film and a 220 nm atomic layer deposited superlattice of AlO x and TiO x ͑ATO͒. 22 The ITO and ATO layers constitute the gate contact and insulator, respectively, of a bottom-gate TTFT. The ZIO channel layer ͑typically ϳ85 nm͒ is deposited by rf sputtering, using a target purchased from Cerac, Inc. ͑ZnO: In 2 O 3 molar ratio is 2:1͒. Three different process recipes are employed for the ZIO channel layer deposition, as specified in Table I . ITO ͑typically ϳ250 nm͒ source and drain electrodes are deposited via rf magnetron sputtering in Ar ͑100%͒. Both the ZIO channel and the ITO source and drain electrodes are deposited with no intentional heating of the substrate. After ITO source/drain deposition, devices are furnace annealed in air at either 300 or 600°C for 1 hour; alternatively, the room temperature ͑RT͒ devices are not subjected to a post-deposition anneal. Six devices with W / L = 7100 m / 1500 m ͑ϳ4.7/ 1͒ are fabricated on each a͒ Author to whom correspondence should be addressed; electronic mail: chiang@ece.orst.edu 1 in. ϫ 1 in. glass substrate. Channel and source/drain electrode layers are patterned through the use of shadow masks. An alternative process utilizing photolithography patterning yields devices with channel lengths as small as 25 µm and electrical performance similar to that of shadow maskpatterned devices. X-ray diffraction data are obtained by using Cu K␣ radiation on a Rigaku R-Axis Rapid diffractometer, which is equipped with a curved imaging plate. The radiation is directed through a 0.3 mm pinhole collimator onto the sample at an incident angle of 10°relative to the face of the substrate. Data are corrected for the scattering from the substrate.
III. RESULTS AND DISCUSSION

A. Optical transmittance and x-ray diffraction
The optical transmittance through the channel region of a ZIO TTFT is shown in the inset of Fig. 1 . The average transmittance in the visible portion of the electromagnetic spectrum ͑400-700 nm͒ is ϳ85%; this value represents raw transmission through the entire structure, including the substrate, i.e., the measured transmission is reduced by both absorption and reflection.
As seen in Fig. 1 , x-ray data are consistent with amorphous ͑or nanocrystalline͒ films for annealing at temperatures as high as 500°C. In the patterns from the films produced at RT and annealed at 500°C the broad peak near 32°c orresponds to scattering at dimensions representing metalmetal interatomic distances, while the peak near 58°corre-sponds to metal-oxygen interatomic distances. Clearly, at 600°C the film has transformed into a crystalline form.
There is no evidence in the pattern to indicate that separate phases of ZnO and In 2 O 3 have crystallized from the amorphous precursor. The pattern has been compared with those of all known phases in the ZnO-In 2 O 3 system, [23] [24] [25] but no simple match to these phases can be made. This result may not be too surprising, as all of the known materials have been produced from bulk reactions at temperatures above 1000°C. Based on x-ray data shown in Fig. 1 and the Scherrer equation, crystallite sizes for ZIO films are estimated to be smaller than 5 nm and 25-85 nm for films annealed below 500 and at 600°C, respectively. Atomic force microscopy is used to confirm crystallite size of 600°C-annealed films. Figure 2 illustrates the drain current, drain-to-source voltage ͑I D -V DS ͒ curves of a TTFT in which the ZIO channel layer is subjected to a 600°C post-deposition furnace anneal; these curves exhibit qualitatively ideal transistor characteristics. Note that this device operates in depletionmode, i.e., appreciable drain current flows at zero gate voltage, as evident from the V GS = 0 V drain current shown in Fig. 2 . Figure 3 shows I D -V DS curves of a TTFT in which the ZIO channel layer is subjected to a 300°C post-deposition furnace anneal. The curves shown in Fig. 3 exhibit qualitatively ideal transistor characteristics. In contrast to the device subjected to a 600°C anneal, this device operates in enhancement-mode ͑i.e., negligible drain current flows at zero gate voltage; a positive gate voltage is required to turn on the drain current͒, as evident from the fact that V GS for this figure decreases from +20 V ͑top curve, showing maximum current͒ to 0 V in 2 V steps. I D decreases to a negligible value on the scale used in Fig. 3 for V GS Ͻ + 8 V. Additionally, the decreasing separation between I D curves at larger currents witnessed in the I D -V DS characteristic shown in Fig.   FIG. 1 . XRD patterns obtained from ϳ200-250 nm zinc indium oxide thin films deposited by rf sputtering. The RT sample is not annealed, whereas the 500 and 600°C samples are post-deposition furnace annealed. The RT and 500°C samples are amorphous, while the 600°C sample has transformed into a crystalline form. ͑Inset͒ Optical transmittance through the channel region of a ZIO TTFT. 3 is a non-ideal effect. This "crowded" characteristic is attributed to either an electron injection barrier at the source electrode 26 or to mobility degradation associated with the increasing effect of interface roughness scattering as channel electrons are brought into closer physical proximity to the channel/insulator interface with increasing V GS . 14 Additionally, the threshold voltage is approximately −9 V for this device, as obtained from linear extrapolation of a I D -V GS curve ͑not shown͒. 27 Finally, Fig. 4 indicates that the device processed at 600°C has a drain current on-to-off ratio of ϳ10 6 and an inverse subthreshold slope of 800 mV/ decade. The low temperature 300°C processed enhancement-mode device has a turn-on voltage of +6 V, a threshold voltage of +7 V, a drain current on-to-off ratio of ϳ10 6 , and an inverse subthreshold slope of 300 mV/ decade.
B. Current-voltage characteristics
The charge density in the channel layer, N T , corresponding to the turn-on voltage, V on , is estimated as
where C i is the gate insulator capacitance per unit area, q is the elementary charge, and t c is the thickness of the channel layer. For the TTFTs employed, C i =60 nF cm −2 and t c = 85 nm, so that N T Ӎ −7.1ϫ 10 17 cm −3 for the depletionmode TTFT with V T = −9 V, and N T Ӎ + 3.2ϫ 10 17 cm −3 for the enhancement-mode TTFT with V T = + 7 V. The negative charge responsible for the negative threshold voltage of the depletion-mode device is ascribed to delocalized electrons from shallow donors in the channel, which must be depleted from the channel layer by a negative gate voltage in order to turn off the TTFT drain current. The positive charge responsible for the positive threshold voltage of the enhancementmode device is attributed to deep traps in the channel or at the interface, which must be filled by electrons injected from the source electrode into the channel under the application of a positive gate voltage, which confines these injected electrons to a near-interface accumulation layer.
C. Mobility assessment
A channel mobility comparison of ZIO TTFTs annealed at 600 and 300°C is provided in Fig. 5 . Two types of channel mobility are included in this figure, average mobility ͑ avg ͒ and incremental mobility ͑ inc ͒. These types of channel mobility are derived from the basic charge transport model without neglecting the gate voltage dependence of channel mobility.
14 For this reason, avg and inc are preferred to the more commonly known effective and fieldeffect mobilities, 27 which are based on extractions from the ideal metal-oxide-semiconductor field effect transistor equation.
Consider the mobility characteristics shown in Fig. 5 . First, note that the maximum mobilities of the ZIO TTFT processed at 600°C are higher than those of the device processed at 300°C. X-ray diffraction ͑XRD͒ analysis suggests that the higher mobility of the ZIO TTFT processed at 600°C may be associated with increased crystallinity. Additionally, the mobility difference may be a result of decreased defect density at the interface and/or in the bulk. Nonetheless, the magnitude of the channel mobility difference between polycrystalline and amorphous ZIO is rather small compared to polycrystalline and amorphous Si. This is attributed to a conduction band derived primarily from spherical s orbitals rather than anisotropic p or d orbitals. [18] [19] [20] [21] Next, consider the inc -V GS curve shown in Fig. 5͑a͒ for the TTFT annealed at 600°C. At V GS values above a threshold voltage of ϳ−11 V, inc increases to a peak mobility of 53 cm 2 V −1 s −1 and then decreases. The initial rise in mobility corresponds to initiation of electron injection from the source electrode into the channel. The very first electrons injected into the channel are trapped in bulk and/or interface traps. As these trap states fill, a higher percentage of the injected channel electrons are free to drift, to the drain electrode, thereby resulting in an increase in inc . 29 The inc -V GS curve shown in Fig. 5͑a͒ decreases at larger V GS values as a consequence of either an electron in -FIG. 4 . Log͑I D ͒ -V GS characteristics ͑V DS =20 V͒ of TTFTs in which the ZIO channel layer is subjected to either a 600 or a 300°C post-deposition furnace anneal. The high temperature 600°C processed device is clearly depletion mode, with a turn-on voltage of −12 V, a threshold voltage ͑ex-tracted from linear extrapolation of an I D -V GS curve͒ of −9 V, a drain current on-to-off ratio of ϳ10 6 , and an inverse subthreshold slope of 0.8 V / decade. Similar values for the the low temperature 300°C processed enhancement-mode device are +6 V, +7 V, ϳ10
6 , and 0.3 V / decade, respectively. FIG. 5. Incremental mobility ͑ inc ͒ and average mobility ͑ avg ͒ vs gate voltage ͑V GS ͒ for ZIO TTFTs post-deposition annealed at: ͑a͒ 600°C and ͑b͒ 300°C. The higher annealing temperature yields a higher peak mobility and a lower threshold voltage.
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Dehuff et al. J. Appl. Phys. 97, 064505 ͑2005͒ jection barrier at the source electrode or due to mobility degradation associated with channel/insulator interface roughness scattering, as discussed in the context of Fig. 3 . More work is required to conclusively establish the relative contributions of the source electrode injection barrier and interface scattering to the mobility reduction seen in Fig. 5 . In any event, it is clear from a comparison of Figs. 5͑a͒ and 5͑b͒ that the mobility decrease with increasing gate voltage is much more pronounced ͑for the V GS range shown͒ for the device processed at 300°C. This is also evident from the fact that the separation between I D curves at larger currents decreases appreciably with increasing V GS in the saturation region for Fig. 3 but not for Fig. 2 . Now compare inc and avg characteristics shown in Fig.  5 ; considering the origin of both mobilities helps illustrate the observed differences. Both inc and avg are estimated from the linear ͑or triode͒ region of I D -V DS characteristics. However, inc is extracted from the differential channel conductance with respect to gate voltage while avg is extracted from the channel conductance. Thus, inc corresponds to the incremental mobility of induced channel charge as it is gradually added to the channel with increasing V GS .
14 This corresponds to the previously discussed physical description of the inc -V GS trend in which the rising portion of the curve corresponds to incremental trap filling and the decreasing portion of the curve corresponds to either source injectionlimited behavior or interface roughness scattering. In contrast, avg corresponds to the average mobility of all induced charge in the channel at a given V GS . For these reasons, inc is the mobility of greater physical significance. In contrast, avg is the mobility of greater practical significance, i.e., avg is more directly related to actual device and circuit performance, and is thus the more important application-related figure-of-merit.
In summary, ZIO depletion-mode TTFTs processed using an annealing temperature of 600°C have peak incremental mobilities of 45-55 cm 2 
D. Room temperature ZIO TTFTs
ZnO TFTs and TTFTs have recently been reported in which the ZnO channel layer is deposited by rf sputtering at near room temperature, i.e., with no intentional substrate heating or post-deposition annealing. 9, 15 We have successfully fabricated ZIO TTFTs using this same basic procedure. The channel layer deposition process recipe employed for these near room temperature ZIO TTFTs is specified in Table  I . As evident from Table I, our near room temperature process recipe differs from that of the other two process recipes in that the oxygen flow rate, the target-substrate distance, and the power density are all larger, while the pressure is lower. Figure 6 illustrates the I D -V DS curves of a TTFT in which the ZIO channel layer is deposited by rf sputtering near room temperature and is not subjected to a postdeposition anneal. This device operates in enhancementmode, as evident from the fact that V GS for this figure decreases from 10 V ͑top curve, showing maximum current͒ to 0 V in 1 V steps. I D decreases to a negligible value on the scale used in Fig. 6 for V GS Ͻ 6 V. Our best ZIO TTFT results to date demonstrate a peak incremental mobility of 8 cm 2 V −1 s −1 ͑17 cm 2 V −1 s −1 ͒ and a drain current on-to-off ratio of 10 4 ͑3 ϫ 10 3 ͒ for enhancement-mode ͑depletion-mode͒ operation.
IV. CONCLUSIONS
Zinc indium oxide ͑ZIO͒ is demonstrated as a high mobility, n-type TTFT channel material. ZIO is found to be amorphous for post-deposition annealing temperatures up to at least 500°C and polycrystalline at 600°C. Thus, low temperature processed ZIO is an example of a class of high performance TTFT channel materials involving amorphous oxides composed of heavy-metal cations with ͑n −1͒d 10 ns 0 ͑n ജ 4͒ electronic configurations. Although mobility is higher for ZIO TTFTs with a polycrystalline channel layer, the enhancement-mode nature, smoother surface texture, and lower processing temperature of an amorphous channel layer favors its use in future transparent or flexible electronics applications. 
